




|  |                                                    |                  |       |     |
|--|----------------------------------------------------|------------------|-------|-----|
|  | Power Dissipation Derating<br>(T <sub>a</sub> 25 ) | P <sub>D</sub> / | -3.33 | mW/ |
|--|----------------------------------------------------|------------------|-------|-----|

Total Power Dissipation







**FIG.12:** Test Circuits of Turn On Time


**FIG.13:** Waveforms of Turn On Time

**Fig.14:** Test Circuits of  $dV/dt$

**Fig.15:** Waveforms of  $dV/dt$





Option S Type:







Option SLM Type: DimensionsMillimetersInchesRef.Min.Typ.Max.Min.Typ.Max.




Option SL







Option SLM




S









Document Revision History

| Date        | Revision | Changes           |
|-------------|----------|-------------------|
| Apr.2, 2025 | A.1.0    | Last update       |
| Nov.5, 2025 | A.1.1    | Add S&SLM package |

Information furnished in this document is believed to be accurate and reliable. However, Jiangsu JieJie Microelectronics Co., Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it. Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Jiangsu JieJie complies with the agreement.

Products and information provided in this document have no infringement of patents.

on pr dodud( i)6 ((f)2 (or)7 (m)-3 (a)10 (t)2 (i)6 2 (.)JTJ 0 Tc 0 5.24.07 0 Td ( )-c -0.004 Tc-0.002 T.19